

FIG.1A




FIG.1B




FIG. 2




FIG.3A




FIG. 3B




FIG.4A




FIG.4B

[n = odd]

	V_1	V_2	V_3	V_4	V_5	V_6	V_n
NAND _{OUT}	O_1	O_2	O_3	O_4	O_5	O_6	O_n
VData	1	1	1	1	1	1	1
NAND _{OUT}	0	1	0	1	0	1	0
VData	1	1	1	0	1	1	1
NAND _{OUT}	0	1	0	1	0	1	0
VData	0	1	1	0	1	1	1
NAND _{OUT}	1	0	1	1	0	1	0
VData	0	0	1	0	1	1	1
NAND _{OUT}	1	1	0	1	0	1	0
VData	0	0	0	1	1	1	1
NAND _{OUT}	1	1	1	0	1	0	1
VData	0	0	0	1	0	1	1
NAND _{OUT}	1	1	1	0	1	0	1
VData	0	0	0	1	0	0	1
NAND _{OUT}	1	1	1	0	1	1	0

401

402

403

404

405

406

407

FIG.5A

[n = odd]

	V ₁	V ₂	V ₃	V ₄	V ₅	V ₆	V _n
NAND _{OUT}	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O _n
VData	1	1	1	0	1	1	1
NAND _{OUT}	0	1	0	1	0	1	0
VData	0	1	1	0	1	1	1
NAND _{OUT}	1	0	1	1	0	1	0
VData	0	0	1	0	1	1	1
NAND _{OUT}	1	1	0	1	0	1	0
VData	0	0	0	0	1	1	1
NAND _{OUT}	1	1	1	1	0	1	0
VData	0	0	0	0	1	1	1
NAND _{OUT}	1	1	1	1	0	1	0
VData	0	0	0	0	0	1	1
NAND _{OUT}	1	1	1	1	1	0	1

FIG.5B

[n = odd]

	V ₁	V ₂	V ₃	V ₄	V ₅	V ₆	V _n
NAND _{OUT}	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O _n
VData	1	1	1	1	1	1	1
NAND _{OUT}	0	1	0	1	0	1	0
VData	0	1	1	1	1	1	1
NAND _{OUT}	1	0	1	0	1	0	1
VData	0	0	1	1	1	1	1
NAND _{OUT}	1	1	0	1	0	1	0
VData	0	0	0	1	1	1	1
NAND _{OUT}	1	1	1	0	1	0	1
VData	0	0	0	1	1	1	1
NAND _{OUT}	1	1	1	0	1	0	1
VData	0	0	0	1	0	1	1
NAND _{OUT}	1	1	1	0	1	0	1
VData	0	0	0	1	0	0	1
NAND _{OUT}	1	1	1	0	1	1	0

FIG. 6A




FIG. 6D




FIG. 6B




FIG. 6E




FIG. 6C

